SLLS098B - MAY 1980 - REVISED FEBRUARY 2002

| Meets or Exceeds Requirements of ANSI TIA/EIA-422-B and ITU | D, N, OR NS PACKAGE (TOP VIEW) |
|---|--|
| Recommendation V.11 | |
| 3-State, TTL-Compatible Outputs | 1A [] 1 ⁻ 16 [] V _{CC} 1Y [] 2 15 [] 4A |
| Fast Transition Times | 1Z 🛛 3 14 🗍 4Y |
| High-Impedance Inputs | 1,2EN 🚺 4 13 🗍 4Z |
| Single 5-V Supply | 2Z 🛛 5 12 🛛 3,4EN |
| Power-Up and Power-Down Protection | 2Y [] 6 11 [] 3Z |
| Designed to Be Interchangeable With | 2A 🛛 7 10 🛛 3Y |
| Motorola MC3487 | GND [8 9] 3A |

description

The MC3487 offers four independent differential line drivers designed to meet the specifications of ANSI TIA/EIA-422-B and ITU Recommendation V.11. Each driver has a TTL-compatible input buffered to reduce current and minimize loading.

The driver outputs utilize 3-state circuitry to provide high-impedance states at any pair of differential outputs when the appropriate output enable is at a low logic level. Internal circuitry is provided to ensure a high-impedance state at the differential outputs during power-up and power-down transition times, provided the output enable is low. The outputs are capable of source or sink currents of 48 mA.

The MC3487 is designed for optimum performance when used with the MC3486 quadruple line receiver. It is supplied in a 16-pin dual-in-line package and operates from a single 5-V supply.

The MC3487 is characterized for operation from 0°C to 70°C.

| AVAILABLE OPTIONS | | | | | |
|-------------------|-------------------------------------|-----------------------|--|--|--|
| | PACKA | GE | | | |
| TA | PLASTIC SMALL OUTLINE (D, NS) | PLASTIC DIP (N) | | | |
| 0°C to 70°C | MC3487D MC3487NS | MC3487N | | | |

AVAILABLE OPTIONS

The D package is available taped and reeled. Add the suffix R to the device type (e.g., MC3487DR). The NS package is only available taped and reeled.

| FUNCTION TABLE (each driver) | | | | | |
|---------------------------------|------------------|---------|---|--|--|
| INDUT | OUTPUT ENABLE | OUTPUTS | | | |
| INPUT | | Y | Z | | |
| Н | Н | Н | L | | |
| L | н | L | н | | |
| х | L | Z | Z | | |

H = TTL high level, L = TTL low level, X = irrelevant, Z = High impedance



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated

SLLS098B - MAY 1980 - REVISED FEBRUARY 2002

logic diagram (positive logic)



schematics of inputs and outputs





SLLS098B - MAY 1980 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage, V _{CC} (see Note 1) Input voltage, V _I Output voltage, V _O | | 5.5 V |
|---|------------|--------|
| Continuous total power dissipation | | |
| Package thermal impedance, θ_{JA} (see Note 2): | D package | |
| | N package | 67°C/W |
| | NS package | 64°C/W |
| Lead temperature 1,6 mm (1/16 inch) from case Storage temperature range, T _{stg} | | • |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential output voltage, VOD, are with respect to the network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

| _ | DISSIPATION RATING TABLE | | | | | | |
|---|--------------------------|---------|--|---------------------------------------|--|--|--|
| $\begin{array}{c} \textbf{T}_{\textbf{A}} \leq 25^{\circ}\textbf{C} \\ \textbf{POWER RATING} \end{array}$ | | | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | | | |
| | D | 950 mW | 7.6 mW/°C | 608 mW | | | |
| L | Ν | 1150 mW | 9.2 mW/°C | 736 mW | | | |

DISSIPATION RATING TABLE

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|----------------|--------------------------------|------|-----|------|------|
| VCC | Supply voltage | 4.75 | 5 | 5.25 | V |
| VIH | High-level input voltage | 2 | | | V |
| VIL | Low-level input voltage | | | 0.8 | V |
| Τ _Α | Operating free-air temperature | 0 | | 70 | °C |



SLLS098B - MAY 1980 - REVISED FEBRUARY 2002

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST | CONDITIONS | | MIN | MAX | UNIT | |
|-----------------|--|---------------------------------------|------------------------|--------------------------|------|------|------|--|
| VIK | Input clamp voltage | lı = – 18 mA | | | | -1.5 | V | |
| ^V ОН | High-level output voltage | V _{IL} = 0.8 V, | V _{IH} = 2 V, | I _{OH} = -20 mA | 2.5 | | V | |
| VOL | Low-level output voltage | V _{IL} = 0.8 V, | V _{IH} = 2 V, | I _{OL} = 48 mA | | 0.5 | V | |
| IVodi | Differential output voltage | R _L = 100 Ω, | See Figure 1 | | 2 | | | |
| | Change in magnitude of differential output voltage [†] | R _L = 100 Ω, | See Figure 1 | | | ±0.4 | V | |
| Voc | Common-mode output voltage‡ | R _L = 100 Ω, | See Figure 1 | | | 3 | V | |
| ∆IVocl | Change in magnitude of common-mode output voltage [†] | R _L = 100 Ω, | See Figure 1 | | | ±0.4 | V | |
| | Output with a second site | | V _O = 6 V | | | 100 | | |
| 10 | Output current with power off | VCC = 0 | $V_{O} = -0.25 V$ | | | -100 | μA | |
| 1 | High-impedance-state output current | | V _O = 2.7 V | | 100 | | μA | |
| loz | High-Impedance-state output current | Output enables at 0.8 V $V_0 = 0.5 V$ | | | -100 | | | |
| lı | Input current at maximum input voltage | V _I = 5.5 V | V _I = 5.5 V | | | 100 | μA | |
| IIH | High-level input current | V _I = 2.7 V | | | 50 | μA | | |
| ۱ _{IL} | Low-level input current | V _I = 0.5 V | | | -400 | μA | | |
| los | Short-circuit output current§ | V ₁ = 2 V | | -40 | -140 | mA | | |
| 1 | Supply surrent (all drivers) | Outputs disabled | | Outputs disabled | | 105 | A | |
| ICC | Supply current (all drivers) | Outputs enabled, No load | | | | 85 | mA | |

 $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

[‡] In ANSI Standard TIA/EIA-422-B, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}.

§ Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V

| PARAMETER | | TEST CONDITIONS | | MIN | MAX | UNIT |
|--------------------|---|-------------------------|--------------|-----|-----|------|
| ^t PLH | Propagation delay time, low- to high-level output | | | | 20 | 20 |
| ^t PHL | Propagation delay time, high- to low-level output | C _L = 15 pF, | See Figure 2 | | 20 | ns |
| t _{sk} | Skew time | C _L = 15 pF, | See Figure 2 | | 6 | ns |
| ^t t(OD) | Differential-output transition time | CL = 15 pF, | See Figure 3 | | 20 | ns |
| ^t PZH | Output enable time to high level | 0 50 - 5 | | | 30 | |
| t _{PZL} | Output enable time to low level | С _L = 50 рF, | See Figure 4 | | 30 | ns |
| ^t PHZ | Output disable time from high level | $C_1 = 50 \text{pF},$ | See Figure 4 | | 25 | ns |
| ^t PLZ | Output disable time from low level | 0L - 30 pr, | | | 30 | 115 |



SLLS098B - MAY 1980 - REVISED FEBRUARY 2002

PARAMETER MEASUREMENT INFORMATION






Figure 1. Differential and Common-Mode Output Voltages



NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50 \Omega$.

- B. C_{L} includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

Figure 2. Test Circuit and Voltage Waveforms




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50 \Omega$.
 - B. CL includes probe and stray capacitance.

Figure 3. Test Circuit and Voltage Waveforms



SLLS098B - MAY 1980 - REVISED FEBRUARY 2002



PARAMETER MEASUREMENT INFORMATION

VOLTAGE WAVEFORMS

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50 \Omega$.
 - B. CL includes probe and stray capacitance.
 - C. All diodes are 1N916 or 1N3064.

Figure 4. Driver Test Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated